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Abstract: In this paper, two new oating inductor simulators (FISs), both using two dierential dierence current
conveyors, are considered. The proposed FISs do not suer from passive component matching constraints and employ
a minimum number of passive elements. They use a grounded capacitor; accordingly, they are suitable for integrated
circuit technology. They have good low- and high-frequency performances. Simulations are performed with the SPICE
program to verify the claimed theory. Moreover, for the rst FIS used in a second-order low-pass lter, a stability test
is performed as an example.
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1. Introduction
The use of current-mode active devices has some potential advantages over their voltage-mode counterparts such
as operational ampliers (OAs) [1]. These advantages are wider bandwidth, higher linearity, greater dynamic
range, freedom from slew-rate limitations, freedom from trade-o between speed and bandwidth, usage of less
number of active devices, etc. [1].
Floating inductor simulators (FISs) [2{28] are basic building blocks for analog signal processing systems
because implementing spiral inductors in integrated circuit (IC) technology is still dicult due to some of their
drawbacks, such as large silicon area, high cost, lack of electronic tunability, and low quality factor. A single
active device is used in [2{4], whereas their internal structures are complex. The devices in [3{16] are made up
of only grounded passive components, but only [14] has the property of improved low-frequency performance.
Furthermore, [2], [17], [20], [24], and [26] do not have the property of improved low-frequency performances.
The devices in [10] and [16{18] require critical passive component matching condition(s). The ones in [18], [19],
and [25] use a oating capacitor, while [18] and [23] employ two capacitors. The devices in [14] and [21{23]
cannot be operated at higher frequencies because they have capacitor(s) connected in series to the X terminal
of the active device(s). The devices in [9{12], [15{17], [21], [23], and [24] are composed of more than two active
devices. Finally, the devices in [25] and [28] consist of OAs and [5] and [6] include operational transconductance
ampliers, which have limited high-frequency performances.
A dierential dierence current conveyor (DDCC) has the advantages of a second-generation current
conveyor and a dierential dierence amplier, which possesses high input impedances and arithmetic operation
Correspondence: stokat@pau.edu.tr
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capability [29]. On the other hand, a grounded capacitor, when compared to a oating one, is simpler to
implement in IC fabrication. Furthermore, the oating capacitor has substantial parasitic capacitances [30].
In this study, two new FIS circuits are proposed. Both FISs have the properties of improved low-frequency
performances because they do not suer from Z terminal parasitic resistors [27]. Both are composed of two
DDCCs as active components and a minimum number of passive components. Both proposed FIS circuits are
devoid of component matching constraints and use a grounded capacitor, which makes them suitable for IC
process [31]. Electronically tunable FISs can be easily obtained by replacing only the current-controlled DDCC
[32] instead of both DDCCs of the proposed FISs and removing both resistors. Computer simulation results
using the SPICE program are compared with ideal ones for conrmation. Furthermore, a stability test for the
rst FIS used in a second-order low-pass lter example is performed as an example.
2. Suggested circuits
Using standard notation, a six-terminal DDCC whose electrical symbol is shown in Figure 1 can be characterized
by the following matrix equation:26666664
Iy1
Iy2
Iy3
Iz+
Iz 
Vx
37777775 =
26666664
0 0 0 0
0 0 0 0
0 0 0 0
 0 0 0
  0 0 0
0 1k  2k 3k
37777775
2664
Ix
Vy1
Vy2
Vy3
3775 ; (1)
where k = 1, 2 denotes the k th active device. In Figure 1,  and  are frequency-dependent nonideal current
gains and  is frequency-dependent nonideal voltage gain, which are all ideally equal to unity.
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Figure 1. Electrical symbol of the six-terminal DDCC.
Applying straightforward analysis to the FIS topologies in Figures 2 and 3, the following matrix equation
is ideally found to be: 
I1
I2

=
1
sCR1R2

1  1
 1 1
 
V1
V2

: (2)
Note that the FIS topologies in Figures 2 and 3 have only resistors but no capacitors connected in series to
the X terminals of the DDCCs; thus, they can be operated at higher frequencies [33], which is one of the most
important properties of the proposed FISs. The high-frequency performance of both of the proposed FISs can
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be further increased by the method given in [34]. Ideal and nonideal representations of an FIS are respectively
given in Figures 4a and 4b. In Figure 5, representation of the rst proposed FIS for the stability test is given.
DDCC
Z-
(1)
(2)
DDCC
C
R1
Z+
X
V1
V2
R2
y1 X
y2Z
y3
I 2
I1
y 1
y2
y3
DDCC
Z-
(1)
(2)
DDCC
C
X
I1
V1
V2
I2
R2
y2 X
y1Z
y2
y3
y1
R1
y3
Figure 2. The rst proposed oating inductor simulator
circuit.
Figure 3. The second proposed oating inductor simula-
tor circuit.
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Figure 4. Representation of the FISs given in Figures 2 and 3: a) ideal, b) nonideal.
V1 V2
I1 I2
+ +
- -
LR 1(1-β32)
Figure 5. Floating inductor simulator representation of Figure 2 for stability test.
If nonideal gains are considered, the rst proposed FIS in Figure 2 can be expressed by the following
matrix equation: 
I1
I2

=
11
sCR1R2 +R1(1  32)

121  221
 112 122
 
V1
V2

: (3)
For simplicity, it is assumed that all the nonideal gains except 11 and 32 are equal to unity. Then matrix
equation in Eq. (3) turns into 
I1
I2

= 11sCR1R2+R1(1 32)

1  1
 1 1
 
V1
V2

= 1sLeq+Req

1  1
 1 1
 
V1
V2
 : (4)
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Here, Leq = CR 1R2 /11 and Req = R1 (1 { 32)/11 . Therefore, active and passive sensitivities are calculated
as:
S
Leq
C = S
Leq
R1
= S
Leq
R2
=  SLeq11 = 1
S
Req
R1
=  SReq11 = 1
S
Req
32
= 3232 1
: (5)
The FIS in Figure 3 can be expressed as:
I1 =
2122V1 + ( 1 + sCR2(11   1)  1221   11(32   1) + 32)V2
sCR1R2 +R1(1  32) 1; (6)
I2 =
 2122V1 + (1  sCR2(11   1) + 1221 + 11(32   1)  32)V2
sCR1R2 +R1(1  32) : (7)
3. Simulation results
To verify the theoretical results, the FIS circuits were simulated with SPICE program using 0.13 m IBM CMOS
technology parameters (http://www.mosis.com/cgi-bin/cgiwrap/umosis/swp/params/ibm-013/t97f 8hp 5lm-
params.txt), where 0.75 V DC power supply voltages and bias voltage VB = 168 mV were chosen. The
DDCC in Figure 6 was derived from the structure reported in [29]. The dimensions of the CMOS transistors
employed in DDCC structure are given in Table 1. Parasitic impedances of both proposed FISs are given in
Table 2, where the passive components R1 = R2 = 1 k
 (X terminal parasitic resistor Rx = 80 
 is included)
and C = 5 pF were chosen to obtain Leq = CR 1R2 = 5 H.
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Figure 6. Internal structure of the DDCC derived from [29].
Table 1. Aspect ratios of the CMOS transistor of the DDCC in Figure 6.
PMOS transistors W (m) / L (m)
M1{M11 41.6/0.52
NMOS transistors W (m) / L (m)
M12{M18 4.55 / 0.52
Both ideal and simulated magnitudes and phases of the proposed FISs in Figures 2 and 3 are respectively
shown in Figures 7 and 8, where the second terminals of the FISs are grounded (400 nH  L  10 mH). As an
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Table 2. Parasitic impedances of the proposed FISs.
The rst proposed FIS The second proposed FIS
rs =0.7 
 rs =0.9 

Rp1 = 12.7 k
 Rp1 = 12.9 k

Rp2 = 9 k
 Rp2 = 50.6 k

Cp1 = 168 fF Cp1 = 155 fF
Cp2 = 138 fF Cp2 = 310 fF
example, the passive components R1 = R2 = 1 k
 (X terminal parasitic resistor Rx = 80 
 is included) and
C = 5 pF were chosen to obtain Leq = CR 1R2 = 5 H. Additionally, the frequency performance comparison
graph of the proposed FISs with the FIS given in [14] is given as an example in Figure 9. Time domain responses
of FISs in Figures 2 and 3 are respectively given in Figures 10 and 11, where triangular-wave input currents are
applied to obtain corresponding square-wave output voltages. Power dissipations of the FISs in Figures 2 and
3 were approximately 6.9 mW. A fourth-order band-pass lter example to demonstrate the performance of the
proposed FISs is given in Figure 12. The transfer function (TF) of the fourth-order band-pass lter in Figure
12 is evaluated as
H(s) =
VBP
Vin
=
sR1L1
s2 + sR1L1 +
1
L1C1
 s
R2
L2
s2 + sR2L2 +
1
L2C2
; (8)
where angular resonance frequencies are computed as
!o1 =
r
1
L1C1
; (9)
!o2 =
r
1
L2C2
: (10)
Quality factors are found as follows:
Q1 =
1
R1
r
L1
C1
; (11)
Q2 =
1
R2
r
L2
C2
: (12)
As an example, the passive components R1 = R2 = 1 k
 (X terminal parasitic resistor Rx = 80 
 is included)
and C = 25 pF yielding L1 = L2 = CR 1R2 = 25 H are selected for both of the proposed FISs. Additionally,
R1 = R2 = 1 k
 and C1 = C2 = 100 pF resulting in !o1 = !o2 = 20 Mrad/s and Q1 = Q2 = 2 are chosen
for the fourth-order band-pass lter in Figure 12. The gain responses of the fourth-order band-pass lter in
Figure 12 are shown in Figure 13 where the rst and second proposed FISs are separately employed. The total
harmonic distortion variations at f = 3.18 MHz versus applied peak values of the sinusoidal voltage signal
are given in Figure 14, where the rst and second proposed FISs are separately employed. It is observed from
Figure 14 that the rst proposed FIS employed in the lter has a good performance when compared to the
second one. Output and input noises with respect to frequency are given in Figure 15, in which the rst and
second proposed FISs are separately employed. As an example, the passive components R1 = R2 = 1 k
 with
10% variations and C= 5 pF were selected for both of the proposed FISs to perform Monte Carlo analysis with
fty runs. The results for the rst and second FISs are respectively given in Figures 16 and 17.
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Figure 7. Impedance and phase of the oating inductor simulator in Figure 2 with respect to frequency.
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Figure 8. Impedance and phase of the oating inductor simulator in Figure 3 with respect to frequency.
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Figure 10. Ideal and simulated time domain responses of the oating inductor simulator in Figure 2.
Note that, as expected, simulation results agreed quite well with the theoretical ones. The discrepancy
between ideal and simulated ones, however, mainly arises from nonideal gain and parasitic impedance eects of
the DDCCs as well as signal limitations of the oating simulator congurations.
4. Stability analysis
Stability analysis was given for the lters in [35] and [36] before. Similarly, FISs have stability problems due to
both poles and zeros of their impedances, which are aected by frequency-dependent nonideal gains [37]. In this
paper, it is assumed that all the poles of frequency-dependent nonideal gains are suciently large; accordingly,
their eects except DC gains are ignored. All the DC gains except 32 of the rst proposed circuit are assumed
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to be equal to unity. For the rst proposed FIS, if 32  1, it is stable. Otherwise, it is unstable. However, if we
replace the rst proposed FIS in the second-order low-pass lter in Figure 18, the stability condition changes.
Hence, the stability test for the second-order low-pass lter in Figure 19 is accomplished. Stability regions with
respect to R1 and 32 are given in Figure 19. It is important to note that C = 100 pF, R2 = 1 k
, and L =
10 7R1 H are chosen in Figure 18 to draw the stable and unstable regions in Figure 19.
 
 
 Input current for L=400nH
C
u
rr
e
n
t,
 A
 
 
 Input current for L=10mH
 Input voltage for ideal L=400nH
 Input voltage for simulated L=400nH
 
 
V
o
lt
a
g
e
, 
V
Time, s
 Input voltage for ideal L=10mH
 Input voltage for simulated L=10mH
 
 
Time, s
Figure 11. Ideal and simulated time domain responses of the oating inductor simulator in Figure 3.
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Figure 12. Fourth-order band-pass lter example to show
performance of the proposed FISs.
Figure 13. Gain responses of the fourth-order band-pass
lter in Figure 11.
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Figure 15. Output and input noises with respect to
frequency.
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Figure 16. Monte Carlo analysis for the rst proposed
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Figure 17. Monte Carlo analysis for the second proposed
FIS.
The TF of the lter in Figure 18 is calculated as:
H(s) =
VLP
Vin
=
1
LC
s2 + s

1
RC +
R1(1 32)
L

+ 1LC

1 + R1(1 32)R
 : (13)
Here, the angular resonance frequency and quality factor are respectively evaluated as follows:
!o =
s
1
LC

1 +
R1(1  32)
R

; (14)
Q =
!o
1
RC +
R1(1 32)
L
: (15)
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Figure 18. Second-order low-pass lter example for the
stability test.
Figure 19. Stability regions with respect to R1 and 32 .
5. Conclusion
In this study, two new FIS circuits employing two DDCCs are given. Neither of the proposed congurations
in this work suer from critical passive component matching conditions and they both consist of a canonical
number of passive elements. In addition to these, both of the proposed FISs contain a grounded capacitor; thus,
they are suitable for IC fabrication. Simulations performed with the SPICE program conrmed the proposed
theory. Furthermore, a stability test was performed for the rst FIS used in a second-order low-pass lter in
order to provide a way for the analog circuit designers to determine the parameters of the circuits.
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